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NOMENCLATURE 
 variable average value  
* variable reference value  
abc Three phases subscripts 
C Converter transfer capacitor 
Co Converter output capacitor 
f Output voltage and current fundamental frequency 
fs Sampling frequency 
h Converters voltage ratio 
Hdc, Hac DC and AC voltage ratio constants 
iin, io Converter input and output currents 
Io Peak value of load current 
Iin Total input current 
L1, L2 Converter input and output inductors 
r1, r2 Parasitic resistances of input and output inductors 
Lg Grid inductance 
ton, toff Converter on and off time 
ts Sampling time 
vc Transfer capacitor voltage 
Vin Input voltage 
Vm Peak value of output voltage 
vo Output voltage 
γ Phase angle of load current 
δ Duty cycle 
ω Output voltage angular frequency 

I. INTRODUCTION 
ew inverter topologies are gaining significance due to the rapid growth and penetration of 
renewable energy sources such as photovoltaics (PV), fuel cells, wind turbine systems, etc. 
Consequently, reducing converter weight, volume, and passive element values becomes more 
demanding [1]	[3]. Three	phase dc/ac converter topologies have been presented in the 
literature [4]	[10]. Most of the proposed topologies have full bridge configurations converting 
the dc input to ac output voltages, in case of the voltage source inverter (VSI) or dc input to 
the ac output currents, with current source inverter (CSI) topologies [11], [12]. As a 
drawback, these full bridge configurations may create undesirable common	mode leakage 
currents [13].  When a variable common	mode voltage is generated because of the mismatch 
in parasitic components values, the common	mode leakage current may flow through the 
inverters capacitors and the common ground, violating the safety regulations [14].  
,
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For reasons related to noise mitigation, electromagnetic compatibility and isolation, 
galvanic isolation between the input and output of a power converter is necessary in many 
applications [15]. Many small and medium scale power converters with buck	boost capability 
can be modified to offer transformer coupling and isolation. High	frequency	link (HFL) 
inverters have been proposed as solutions to common	mode leakage currents, providing 
higher output voltages, volume reduction and efficiency improvement [16]	[18].  
Most dc	ac converters installed in PV systems require a large input filtering capacitance, 
typically electrolytic types. Replacing this electrolytic capacitor with a plastic type increases 
the inverter’s reliability significantly as it is at least thirty times more reliable, for the same 
capacitance and voltage [19]. At rated operating conditions, the lifetime of this filter 
capacitor is short when compared with the other inverter components [20]. Thus, this 
capacitor forms a difficulty to increasing overall system reliability. The lifetime of a capacitor 
is halved for every 10
o
C increase in the operating temperature [21]. 
For dc	ac conversion, the conventional two	level VSI is the most common converter 
topology [22, 23] where the output ac voltage peak is always lower than the input dc voltage 
and the output ac current peak is always greater than the input dc current. Because of the VSI 
voltage buck nature, a boost dc	dc converter may be installed between the PV and the 
inverter input, for voltage matching and maximum power point tracking (MPPT), hence the 
system total volume, weight, losses, and hence, cost are increased [24]. A classification of 
single	stage buck and boost inverter topologies has been presented [25]. In [26], buck	boost 
Z	source inverter topologies were proposed and investigated.  
Two back	to	back dc	dc converters can form a single	phase differential	mode inverter. 
Some of these differential	mode inverter types are shown in [24], [22, 23]. The differential	
mode inverter initially appeared in [23] as a single	phase boost inverter, while a differential	
mode buck inverter is presented in [27]. The differential	mode boost inverter is discussed and 
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analysed in [28]. Knight et al. in [29] propose the differential	mode six	switch single	phase 
buck	boost inverter based on the Ćuk converter. However, the paper does not provide any 
performance evaluation for the proposed topology. A three	phase differential	mode inverter 
based on the Ćuk converter is proposed in [24] while a four	switch three	phase differential	
mode inverter based on the sepic converter is proposed in [30]. Generally, differential	mode 
inverters have fewer switches and all are low	side driven. The inverters are capable of 
bidirectional energy flow using the same number of switches and the same control. As an 
advantage, differential	mode inverters can increase the step	up voltage or current ratios. 
Of the known two	switch two	diode bidirectional buck	boost converters, there are five 
converters that can provide continuous input currents hence mitigate the need for large 
electrolytic filter capacitance [34]. Continuous input current switched mode power supplies 
(SMPS) based inverters enable safe and reliable converter	grid connection. Moreover, they 
are attractive solutions for energy conversion systems in terms of: 1) voltage buck	boost 
operation with a flexible output voltage range, 2) provide continuous input current, 3) have 
better efficiency, and 4) are suitable for high frequency transformer coupling. The main 
disadvantages of these inverters are the high voltage stress of the transfer capacitor and 
switches, at high duty cycles.  
 Generally, continuous input current converters are time variant systems where the overall 
transfer function describing the relation between the input and output voltages and currents 
depends on the switching periods of the switches. This results in a complex stable design 
because the converter poles and zeros travel through a long trajectory. Moreover, the time	
varying transfer function leads to output voltage and current distortion [24], [31], [32]. 
Converter stability and reliability decreases with increasing passive element values [33]. 
However, reducing inductor and capacitor values results in larger high frequency switching 
ripple current and voltage components and hence, increased Total Harmonic Distortion 
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(THD) of the output current and voltage. But increasing the passive element values increases 
the stored energy causing the inverter to produce a third order harmonic component and its 
multiples in the input dc current.  
This paper proposes, discusses and compares the possible five topologies of differential	
mode buck	boost converters without electrolytic capacitors for low	power applications in 
terms of efficiency, input current ripple, output current THD, switch ratings and proposes 
proper control design. The basic structure of the three	phase buck	boost differential	mode 
current source inverter (DM	CSI) concept under investigation is shown in Fig.1. Also the 
paper presents possible methods for decoupling the low order harmonic current components 
in the proposed DM	CSIs and discusses the effect on passive element sizing. The ability for 
these inverters to be isolated with high frequency transformers, for noise and common	mode 
voltages mitigation, and the effect on normal inverter operation are considered.  
 
 
Fig.1. Basic structure of a grid	connected three	phase differential	mode buck	boost inverter. 
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II. SYSTEM DESCRIPTION 
The input voltage dc source is connected to three bidirectional buck	boost converters as 
shown in Fig.1. Assume the grid phase voltages vga, vgb and vgc are expressed as: 
2
3
2
3
( ) sin
( ) sin( )
( ) sin( )
ga g
gb g
gc g
t V ω tv
t V ω t πv
t V ω t πv
=
= −
= +
 
(1) 
 
Each buck	boost converter produces an output phase voltage comprised of a sinusoid pulse 
width modulated waveform superimposed on a common dc offset component. Due to the 
differential	mode connection of the converter output voltages, the dc component in the output 
voltages are decoupled from the inverter load, which is the three	phase grid voltage in this 
case. The converter voltages voa, vob and voc are expressed as: 
( )
sin( )
( ) [ sin( )]
oa ina
a dc ac
oa dc m
t h Vv
H H ω t θh
t V ωt θv V
= −
= + +
= − + +
 (2) 
2
3
2
3
( )
sin( )
( ) [ sin( )]
bob in
b dc ac
ob dc m
t h Vv
H H ω t θ πh
t V ωt θ πv V
= −
= + + −
= − + + −
 (3) 
2
3
2
3
( )
sin( )
( ) [ sin( )]
coc in
c dc ac
oc dc m
t h Vv
H H ω t θ πh
t V ωt θ πv V
= −
= + + +
= − + + +
 
 
(4) 
  
where h is the conversion ratio, θ is the voltage arbitrary phase	shift and Hdc and Hac are 
constants. All the buck	boost converters under investigation have voltage conversion ratios of 
the form: 
,
1
, ,
inxox x
x
oxin x
v ih
V i
where x a b or c
δ
δ
= = =
−
=  
(5) 
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The duty ratios can be calculated as: 
,
1
, ,
x
x
x
h
h
where x a b or c
δ =
+
=
 
(6) 
 
 
The output currents ioa, iob, and ioc are expressed as: 
( ) sin( )= +oa ot I ω t γi  (7) 
 
2
3( ) sin( )= − +ob ot I ω t π γi  
2
3( ) sin( )= + +oc ot I ω t π γi  
Of the known two	switch two	diode buck	boost converters, there are five converters that 
provide continuous input currents, namely, C5 (Ćuk), D1, D2, F5, and G5 (sepic) as per [34]. 
For all these converters, the power is transferred from the input to the output (or in the 
opposite direction) through a capacitor (C) while stored in input and output inductors (L1 and 
L2). For the C5, D1 and D2 converters, the output shunt capacitor Co is optional. However, it 
is mandatory for the F5 and G5 converte s. The single	stage three	phase buck	boost DM	
CSIs based on these converters are shown in Fig.2. The switches (S1, S3, S5) are ON during 
0<t<ton while the switches (S2, S4, S6) are ON during ton ≤ t < ts . The switch pairs (S1, S2), (S3, 
S4), and (S5, S6) are complementary.  
 
(a)C5 
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(b)D1 
 
(c)D2 
 
(d)F5 
 
(e)G5 
Fig.2. Buck	boost differential	mode current source inverters. 
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III. DM	CSIS PERFORMANCE COMPARISON 
In this section, comparison of the significant features of the proposed inverters is presented, 
commencing from their basic building blocks. These features are: 1) overall efficiency, 2) 
input current ripple, 3) output current THD, and 4) capacitor voltage stresses. The 
mathematical analysis and formulas are presented in Appendix A. 
1. Power losses and efficiency 
The power losses plots are shown in Fig.3 for different input voltages and output currents 
using the circuit conditions in  
TABLE I. For the five three	phase inverters, three sources of power loss are considered: in the 
active switches (S1→ S6), the reverse diodes (D1→ D6) and the copper loss in the parasitic 
resistances of the inductors (r1 and r2). All five three	phase buck	boost DM	CSIs have the 
same switch and diode currents and voltages hence; they have the same power loss at all 
conditions. From Fig.3a, the power loss of the input side switches S1, S2, and S5 are increased 
dramatically when the input side voltage is lower than half the output peak voltage (Vm). 
However, from Fig.3b, the copper losses of C5 and G5 are the lowest when Vin is above half 
the output voltage (Vm) while the copper losses of D2 are the lowest when Vin is above half 
the output voltage (Vm). The copper losses of D1 and F5 are always higher than the other 
DM	CSIs. The efficiencies of the five three	phase buck	boost DM	CSIs are plotted in Fig.3c. 
Summarizing, the efficiency of the C5 and G5 is better at higher Vin while D2 efficiency is 
better at lower Vin. The efficiency of D1 and F5 is always lower than the other DM	CSIs. The 
mathematical analysis related to Fig.3 is presented in A.1. 
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(a)  (b) 
 
(c)  
Fig.3. Power losses and efficiencies: (a) power losses in devices, (b) power losses in 
inductors, and (c) total efficiencies of the three	phase DM	CSIs. 
2.  Dc input current ripple (*Iin) 
For energy conversion applications like PV, fuel cells, etc., current and voltage ripple 
cause harmonics and power loss in the overall system, so should be reduced. Ref [35] 
demonstrates that input current and voltage ripple inversely affect the total power extracted 
from PV systems. The simulation in Fig.4 shows the input current ripple for the three	phase 
buck	boost DM	CSIs at the circuit conditions in  
TABLE I and Io = 10A. Generally, C5, G5 and D2 based DM	CSIs have the same input 
current ripple versus input and output voltage. As an important feature, both D1 and F5 have 
insignificant input current ripple compared with the other inverters. 
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(a) (b) (c) 
  
(d) (e) 
Fig.4. Matlab simulations of input current ripple of the five DM	CSIs: (a) C5, (b) D1, (c) D2, 
(d) F5, and (e) G5 
 
TABLE I. PARASITIC COMPONENT VALUES AND CIRCUIT CONDITIONS 
Parameter Value 
 
Rated power 2.5 kW 
Switching frequency fs = 50 kHz 
Input inductor L1 = 1mH, r1 = 75 mK 
Output inductor L2 = 1mH, r2 = 75 mK 
Input voltage Vin = 100 V 
Output voltage Vm = 200 V 
Output current angle γ = 0º 
Diode forward voltage VDF = 2V 
Switch on resistance Ron = 75mK 
Transfer capacitor  C = 10NF 
Output capacitor  Co = 2.5NF 
3. Output current THD 
The output current distortion can be classified into low and high frequency distortion. 
Low order current distortion appears because of the non	linear nature and high system order 
of the proposed inverters and can be removed with appropriate control loops [24]. The high 
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frequency current and voltage ripple in the output side occur because of the switching action. 
These high frequency ripple components are dependent on the converter topology which the 
differential	mode inverter descends from. The simulation in Fig.5 shows the output current 
and THD for the three	phase buck	boost DM	CSIs at the circuit conditions in  
TABLE I when Io = 10A. From the simulation in Fig.5, C5, D1, and D2 have low THD 
compared with F5 and G5 for the same passive element values. This is commensurate with 
the fact that these two inverters are descendent from power converters with discontinuous 
output current therefore, should have a higher output capacitance value Co. All inverters have 
considerable negative	sequence second order harmonic current components which can be 
eliminated with additional control loops. 
 
THD = 2.5% 
2
nd
 order harmonic = 2%
 
THD = 7.5% 
2nd order harmonic = 7% 
 
THD = 2.43% 
2
nd
 order harmonic = 2% 
(a) (b) (c) 
 
THD = 13.4% 
2
nd
 order harmonic = 6.9% 
 
THD = 11.4% 
2nd order harmonic = 2.6% 
(d) (e) 
Fig.5. Matlab simulations of output current of the five DM	CSIs: (a) C5, (b) D1, (c) D2, (d) F5, 
and (e) G5 
4. Capacitor voltage stresses 
Knowledge of the voltage stresses on the energy transfer capacitor C is important for its 
specification. For some inverters, the voltage across C consists of a dc	bias plus a sinusoidal 














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voltage component (fundamental) while for other converters, the voltage across C is only dc. 
Inverters using F5 and G5 have lower capacitor voltage stresses than C5, D1 and D2. TABLE 
II summarizes the capacitor voltage stress for each converter, in terms of the source voltage 
and differential sinusoidal output maximum voltage, Vm. 
TABLE II VOLTAGE STRESS ACROSS CAPACITOR C (SEE FIG. 2) 
Topology Minimum dc	bias Sinusoidal voltage (fundamental) Peak 
Voltage 
C5 +in mV V  ωmV sin t  +in mV 2V  
D1 +in mV V  ωmV sin t  +in mV 2V  
D2 +in mV V  ωmV sin t  +in mV 2V  
F5 inV  ≈0 inV  
G5 inV  ≈0 inV  
IV. CONTROL STRATEGIES FOR THREE	PHASE BUCK	BOOST DM	CSIS 
The five three	phase buck	boost DM	CSIs under investigation are high order systems 
where classical control design is difficult and complex to implement. The small	signal 
transfer functions of the DM	CSIs are presented in Appendix A. A general control scheme 
can be used for all DM	CSIs, as shown in Fig.6.  
 
Fig.6. Control scheme for buck	boost three	phase DM	CSIs. 
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(a) (b) (c) 
  
(d) (e) 
Fig.7. Open loop poles loci of buck	boost three	phase DM	CSIs: (a) C5, (b) D1, (c) D2, (d) F5, 
and (e) G5. 
 
The control scheme consists of three fe dback loops: 
1. Loop 1 
The first loop controls the fundamental components of the output current and voltage. The 
poles loci of the small	signal transfer functions G(s) for the different inverters are shown in 
Fig.7. To control the fundamental current (io), Gc1(s) is chosen as a PR controller: 
 11 1 2 2( ) = + +
r
c p
o
K s
s KG
s ω  
(8) 
The three degrees of freedom from the loop gains (Kp1, Kr1, and K) will be used to obtain fast 
response, low current oscillation, and good stability margins. Taking inverter C5 as an 
example, the closed loop transfer function is expressed as: 
 1
1
( )
(1 )
=
+ +
c
CL
g c
KG G
tG
sL KG KG G  (9) 
Fig.8 plots the closed loop poles with variation of proportional gain value Kp1 with three 
different values of K. The system is always stable for 0.5<Kp1<5.  Consequently, Kp1 = 2.5, in 
the middle of the trajectory, is chosen for the experimentation. The main functions of the 
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inner loop gain K, are to increase the overall system bandwidth, and hence achieve fast 
response, as well as to damp resonance between the inverter inductors and capacitors. 
However, increased K leads to lower phase margin and hence, affects overall system stability. 
The value of K = 40 is selected to optimize the bandwidth and phase margin, see Fig.9. The 
resonant gain of the controller (Kr1) reduces the steady state error at the fundamental 
frequency (ωo). Because of DM	CSI transfer function complexity, this gain is tuned during 
simulation and experimentation. Kr1= 20 gives an acceptable steady state error and transient 
response at ωo. 
  
(a) (b) 
 
(c) 
Fig.8. Variation of Loop 1 closed loop poles with controller proportional gain Kp1. (a) K = 10, 
Kr1 = 20, Kp1 = 0.5→20, (b) K = 50, Kr1 = 20, Kp1 = 0.5→20, and (c) K = 100, Kr1 = 20, Kp1 = 
0.5→20 
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Fig. 9. Variation of Loop 1 frequency response with controller gain K values (Kp1 = 2.5, Kr1 = 
20). 
Increasing K leads to better and faster inverter fault current limiting capability. However, 
there is a tradeoff between increasing K and having acceptable stability margins for Loop 1. 
The system concept, presented mathematical analysis, and simulations, are validated with a 
2.5 kW DM	CSI as in Fig.1, with the parameters in TABLE I, controlled using a 
TMS320F280335 DSP. Fig.10 shows the experimental rig. Fig.11 shows DM	CSI operation 
with Loop 1, along with the resultant second order distortion. 
 
Fig.10. Experimental setup. 
 







(

!+
,


#

-
%


















.

"

#


(
%
/0123-4!+.3*567."'(!3(
-4123-4!+.367."'(!3(
8,$)#67%
Page 16 of 36IEEE-TPEL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
For Peer Review
17 
 
 
2
nd
 harmonic = 4% (Co = 2.5NF) 
5ms/div – 10A/div
 
2
nd
 harmonic = 7% (Co = 2.5NF) 
5ms/div – 10A/div 
2
nd
 harmonic = 3% (Co = 1NF) 
5ms/div – 10A/div 
(a)  (b) (c) 
 
Phase1: 2nd harmonic = 5% (Co = 15NF) 
5ms/div – 10A/div 
 
Phase1: 2
nd
 harmonic = 3% (Co = 15NF) 
5ms/div – 10A/div 
(d) (e) 
Fig.11. Operation of three	phase buck	boost DM	CSIs with Loop 1: (a) C5, (b) D1, (c) D2, (d) 
F5, and (e) G5. 
2. Loop 2 
Control Loop 2 is necessary to eliminate the second order harmonic current in the output 
three	phase current because of the nonlinearity of the buck	boost DM	CSIs; see Fig.11. This 
nonlinearity can be sensed from the open loop pole loci of the inverters as the poles move 
through the long trajectory with different duty ratios. The second order harmonic current 
component increases with increase inverter passive element values. However, such an 
increase may be necessary for some applications when the switching frequency is to be 
lowered. The second order harmonic current is extracted with a band	pass filter F2(s) and fed 
to a resonant controller Gc2(s) at double the fundamental frequency to calculate the required 
second order duty ratio δ2. The filter gain (a2) is selected to adjust the filter’s bandwidth to 
cater for a ±1% frequency variation.  
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(Co = 2.5NF) 
5ms/div – 10A/div 
 
3A/div
 
 (Co = 2.5NF) 
5ms/div – 10A/div 
 
3A/div 
 
 (Co = 1NF) 
5ms/div – 10A/div 
 
3A/div 
(a)  (b) (c) 
 
(Co = 15NF) 
5ms/div – 10A/div 
 
3A/div 
 
 (Co = 15NF) 
5ms/div – 10A/div 
 
3A/div 
(d) (e) 
Fig.12. Operation of three	phase buck	boost DM	CSIs with Loop 1 + Loop 2: (a) C5, (b) D1, 
(c) D2, (d) F5, and (e) G5 
Unlike Loop 1, fast dynamics for Loop 2 is not pressing. Therefore, Kr2 is selected much 
lower than Kr1 in order not to conflict Loop 1 performance.  
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2
2
2
22
( )
1
1
(4 )
=
+ +
π
a s
F s
s a s
f
 
(10) 
2
2 2 2
( )
4
=
+
r
c
o
K s
sG
s ω  (11) 
Fig.12 shows the experimental operation of Loop 1 and Loop 2 when the second order output 
harmonic current component is suppressed to less than 1% in all five cases.  
3. Loop 3 
From Fig.12, all the DM	CSIs suffer from a third order oscillating current component in the 
input dc current. This comes from the fact that the input currents (iina, iinb, and iinc) all have in	
phase third order harmonic current components that sum up to the input dc current. As with 
the second order components in the three	phase output current, the third order component in 
the input dc current increases with higher passive elements values. If the third order current 
component in the input dc current Iin is expressed as: 
3 3
( ) sin(3 )= +in ini t I ωt λ  (12) 
then the oscillating power in the dc side is: 
3 3 3
( ) ( ) sin(3 )= = +in in in in inQ t V i t V I ωt λ  (13) 
Instead of oscillating in the input side, this oscillating power can be stored in the output 
capacitor Co. As shown in Fig.13, each Co has an additional third order harmonic voltage 
component v3(t)=V3.sin(3ω+φ). Being co	phasal, the voltage v3(t) is not seen by the output 
load.  
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Fig.13. Elimination of the third harmonic current component in the input dc current Iin. 
In order to supress Qin3, the total instantaneous power across the output capacitors is: 
3 3 3
( ) 9 cos(3 ) ( )oout m inCQ t ω V V ωt φ Q t= + = −  (14) 
Solving (13) and (14) yields: 
in3in
3
m o
3
2
V IV
9ωV C
φ λ π
=
= −
 
(15) 
 
The feed	forward duty ratio δ3FF, shown in Fig. 6, can be calculated as: 
3
3 FF
in 3
v ( t )
δ
V v ( t )
=
+
 (16) 
 
The function of the resonant controller Gc3(s) is to fix the small error arising from the 
calculations in (15) and (16). Therefore, the gain Kr3 can be selected much lower than Kr1 in 
order not to interfere with the main loop. Fig.14 shows the experimental results when Loop 3 
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is added to the control system, where the input current third order harmonic components of 
the five inverters are suppressed. 
 
(Co = 10NF) 
5ms/div – 50V/div 
 
3A/div
 
 (Co = 10NF) 
5ms/div – 50V/div 
 
3A/div 
 
 (Co = 10NF) 
5ms/div – 50V/div 
 
3A/div 
(a)  (b) (c) 
 
 (Co = 20NF) 
5ms/div – 50V/div 
 
3A/div 
 
 (Co = 15NF) 
5ms/div – 50V/div 
 
3A/div 
(d) (e) 
Fig.14. Operation of the three	phase buck	boost DM	CSIs with Loop 1 + Loop 2 + Loop 3: (a) 
C5, (b) D1, (c) D2, (d) F5, and (e) G5. 
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V. INVERTER ISOLATION 
For reasons related to noise mitigation, electromagnetic compatibility and insulation, 
galvanic isolation between the input and output of the power converters is necessary in many 
applications [36]. Some of the proposed inverters can be modified to offer the possibility for 
transformer coupling and isolation. Generally, there are two main methods for power 
converters transformer coupling. In the first, a magnetic core temporarily stores the energy 
and then releases it to the output side [37]. However, the maximum transferred energy is 
limited by core volume as it equals ½BH×Volume. In the second method, the magnetic 
energy is transferred through instantaneous transformer action rather than being temporary 
stored in an intermediate magnetic circuit and then released. Thus, relatively small core 
volume can be used, where Faraday’s equation, v=Ndφ/dt, is applicable.  
i. Considering the case of a typical G5 converter, the differences between the two 
methods is shown in Fig.15a. In Fig.15b, the energy is temporarily stored in the magnetic 
isolation transformer. Although the average voltage across the transformer is zero in G5 in 
Fig.15b, the transformer core is exposed to a dc bias current and flux because of the stored 
energy; thus, the core volume (for a given current ripple) is increased. Such dc current bias 
increases core power loss and decreases its maximum current utilization.  
ii. The series energy transfer intermediate capacitor can be split into two and placed at 
both sides of the isolation the transformer as shown in Fig.15c. The energy transfer from the 
input to the output is achieved instantaneously, without energy storage in the transformer 
core.  
With the two methods, the average voltage across the transformer is zero. If the turns ratio 
N2/N1 is greater than 1, the converter voltage output Vo can be increased to offer a higher 
voltage range. Of the known 33 single	switch single diode power converters in [34], seven 
converters, all buck	boost, can be isolated using a high frequency transformer (those with 
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single element shunt paths and a shunt inductor [temporary storage action] and/or series 
capacitor[transformer action]), of which three have continuous input current, namely C5, F5, 
and G5; see Table III.  
 
(a)  
  
(b)  (c)  
Fig.15. G5 converter: (a) non	isolated converter, (b) magnetic storage coupling, and (c) 
instantaneous transformer coupling. 
  
TABLE III Transformer	isolated buck	boost converters with continuous input current 
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The three buck	boost DM	CSIs having HFL isolated abilities are shown in Fig.16. 
Experimental comparison between the efficiencies of non	isolated and isolated versions of 
the three inverters is presented in Fig.17. The transformer core is a nano	crystalline material 
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which has high permeability (high magnetising inductance) and low leakage inductance. 
However, from Fig.4d, F5 has the preferable advantages of low input current ripple. But 
increased load current reduces the total inverter efficiency more than in C5 and G5 because 
of the core dc	bias current and average net core flux. The transformer action of C5 and G5 
offers higher efficiencies than with the energy storage action of F5. 
 
(a)  
 
(b) 
 
(c) 
Fig.16. HFL isolated three	phase buck	boost DM	CSIs: (a) C5, (b) G5, and (c) F5. 
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(a)  (b) 
 
(c)  
Fig.17. Experimental efficiencies of isolated and non	isolated versions of buck	boost three	
phase DM	CSIs: (a) C5, (b) G5, and (c) F5. 
VI. CONCLUSION 
The paper investigated three	phase buck	boost inverters based on three differentially	
connected reversible converters which have advantages when embedded in renewable energy 
generation systems. The presented DM	CSIs provide a flexible output voltages range as well 
as continuous input currents. This means the total dc side ripple current is low, (without 
recourse to electrolytic capacitor filtering), which is an important feature for MPPT 
techniques used in renewable energy systems.  
A comparison between the DM	CSIs highlighted their main differences. The C5 and G5 
based inverters have the lowest power loss and hence the best efficiencies. However, they 
experience higher input current ripple and may require higher input inductor values. 
Converters D1 and F5 have good efficiency at higher input dc voltages while the efficiency 
deteriorates at lower input voltages.  The efficiency of D2 is lower than D1 and F5 at high 
input voltage and is better when the input voltage is lowered. In terms of device rating, the all 
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five inverters topologies have the same performance. Using the same passive element values, 
D2 inverter is found to have the lowest THD in the output voltage and current waveforms. D1 
and F5 inverters have very low input ripple current, which is an attractive feature for PV 
systems. F5 and G5 inverters have the lowest capacitor voltage stresses and hence smaller 
and cheaper capacitors can be used. 
The main challenge of DM	CSI implementation is that they are non	linear converters 
where the dynamics depend on the operation point and duty ratio. This high order transfer 
function hampers easy classical control design. Accordingly, the inverters investigated suffer 
from negative sequence second order harmonic in the output current, which affect the output 
current THD and hence, require larger output filters, and third order harmonic in the total 
input dc side current, which affects the MPPT techniques of the input sources. 
Three control loops to control the fundamental currents and voltages and to remove the 
mentioned input and output currents distortion were implemented. The control design can 
effectively improve the operation and response of the different DM	CSIs. Finally, high	
frequency transformer isolation methods for three	phase buck	boost DM	CSIs were 
investigated. In the first method, the inverter is isolated by small	size cores and the energy is 
transferred between the input and output sides instantaneously by transformer action. In the 
second method, part of the energy is temporarily stored in the coupling circuit core which 
requires larger cores. The generated topologies and their operation as isolated inverters were 
illustrated. Comparison between the efficiency of the isolated and non	isolated versions 
showed the coupled version suffers higher core losses which decrease efficiency. 
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APPENDIX 
A.1 Power loss in the semiconductor devices 
The rated power of the inverters investigated is 2.5 kW. For all three	phase buck	boost 
DM	CSIs, the current through devices S1D1 (which is the same for S3D3 and S5D5), is 
shown in Fig.A1.   
 
Fig.A1. Devices S1D1 current. 
 
The envelope of the switch current can be expressed as: 
1
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If the inverter operates at unity power factor (γ = 0º) and Vdc = Vm, then (A.4) yields: 
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The power loss in device S1D1 can be approximated as: 
2
1 1( ) 1device on s rms D DFP R I I V= +  (A.7) 
 
The current through S2D2 , (and S4D4 and S6D6), is shown in Fig.A2. 
 
Fig.A2. Device S2D2 current. 
The envelope of the switch current can be expressed as: 
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If the inverter operates at unity power factor (γ = 0º) and Vdc = Vm, then (A.10) yields: 
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The average value of the diode current iD1 is calculated from: 
( ) ( ) ( )
/2 /2 /2
2 2 2
0 0 0
1 1 1
.
T T T
D D inv o
o
I i dt i dt i dt
T T T
I
π
= = =∫ ∫ ∫
=
 (A.12) 
 
The power loss in the S2D2 can be approximated as: 
2
2 2( ) 2device on s rms D DFP R I I V= +  (A.13) 
A.2 Power loss in the inductors 
The currents through inductors L1 and L2 can be expressed as functions of the output current, 
voltage and duty ratio, as shown in TABLE A.1. The quantity 
1
1 δ−
is always greater than 1 while 
1
δ
δ−
is greater than 1 when δ > 0.5 and less than 1 when δ < 0.5. 
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TABLE A.1 CONVERTER INDUCTOR CURRENTS 
Topology 
Current through L1 
 iL1 
Current through L2 
iL2 
 
C5 
1
inoi i
δ
δ
=
−
 oi  
D1 
1
inoi i
δ
δ
=
−
 
1
1
oiδ−
 
D2 
1
1
in
o
ii δδ
=
−
 o
i  
F5 
1
inoi i
δ
δ
=
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1
1
oiδ−
 
G5 
1
inoi i
δ
δ
=
−
 oi  
For the first phase, as an example, the quantities 
1
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1
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Then the copper losses of the different DM	CSIs are listed in TABLE A.2. 
 
TABLE A.2 COPPER LOSSES 
Type 
Copper losses / r 
L1 L2 
C5 
7
8	  
½ 
D1 
7
8	  
[78	 + 1 + ½] 
D2 [78	 + 1 +½] ½
 
F5 
7
8	  
[78	 + 1 + ½] 
G5 
7
8	  ½
 

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A.3 Input current ripple 
The input ripple current of the DM	CSIs are listed in TABLE A.3  
TABLE A.3 INPUT CURRENT RIPPLE 
Topology p	p 
 
C5 
2.88	
(1.44 + 	) 
D1 
0.72	
(1.44+	) 
D2 
2.88	
(1.44 + 	) 
F5 
0.72	
(1.44+	) 
G5 
2.88	
(1.44 + 	) 
 
A.4 Transfer function G(s) 
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